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ABSTRACT 
Charge-coupled devices (CCDs) are semiconductor devices which can transfer 
infonnation. represented by a quantity of elecO'ical charge, from one physical location of 
the sc:miconductor substrate to another in a controlled manner with the use of properly 
sequenced clock pulses. These devices can be applied to imaging, signal processing. 
logic, and digital storage applications 
In this thesis. the design of an electrically-stimulated CCD analog delay line. 
using the design tools currently available at the Naval Postgraduate School. is reported on . 
The major issues addressed are the electrode gate structure and composition, charge con-
finement techniques. and clocking schemes. Additionally. techniques for inputting and 
detecting charge packet~ from the CCD register are examined. The Metal Oxide Semicon-
ductor Integration Service (MOSIS) design nIles only pennit Bulk Channel Charge-Cou-
ple Devices (SCCDs) to be laid out, and not Surface Channel Charge-Coupled Devices 
(SCCDs). 
Restricted to a die size of 2.24 nun length, the electrode gates were chosen to be 
polysilicon-polysilicon 8 !-1m length with 2 !J.ffi overlap and 20).lm width. giving the 
BCCD 64 stages. An on-chip four-phase clocking circuit with output drivers on each 
phase provides the control voltage for the gate electrodes. The small width of the BeCD 
delay line utilizes only a smaU ponion of the availahle 2.22 mm die width. Therefore, four 
different BCCDs were designed in the layout. Two of the BCCDs have a p-diffusion stop 
to contain the charge laterally as it propagates along the channel while two BCCDs do not. 
Additionally, two of the BCCDs utilize the charge panition input technique with three 
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L INTRODUCTION 
A. OVERVIEW OF SYSTEM DESIGN 
Figure 1 shows a block diagram of the chargc-couplt:d devi(;e analog CCD delay 
line. An electrical input signal is introduced inw the CCDs' input strunure. Hcre a charge 
packet linearly proportional to the input signal voltage is injected into the CCD rcgister. 
The register consists of 64 stages offour overlapping electrodes, allowing up to 64 packets 
to be in the register body at one time. Four clocking signals from the clocking circuit and 
clock buffers operate thc rcgister, one clock signal 10 each electrode of the stage. Thc 
clock signals are in successive order and have a one-quartcr period overlap to move the 
charge packet along thc register channcl. When the charge reaches the end of the CCD 
register channd, the signal is nondestructively sensed by the output structure and ampli-
fied to be read out. 
The clock is a critical element of the CCD delay line operation. It must scamlessly 
input, transfer and output the elecuical signal. The clocking circuit receives one master 
clock signal and continually output, four overlapping and successive clock signals. Each 
of the four clock signals passes through a chain of inverters which scrvc as buffers to drive 
the capacitivc load of the input structure, register body and output structure 
B. RESEARCH ACCOMPLISHMENTS 
The primary research accomplishmem of this thesis was detennining how to 
design a bulk-channel CCD anaJog delay line for fabrication using the tools available at 
NPS, including the Magic design layout program and the Metal Oxide Semiconductor 
Integration Service (MOSIS) process. To accomplish this, a 64-stage, four-phase, bulk.-
channel CCD analog delay line with an on-chip clock generator and output amplifier was 
designed. developed, and implemented using CMOS VLSI. To support the primary goal, 
this research focused on 1) the transfer of charge packets along the CCD channel, 2) the 
electrode structure for achieving efficient charge transfer, and 3) the input/output circuits 
needed on the chip. 
Figure 1_ Block Diagram of ceo Analog Delay Line 
The secondary goal of this thesis was to gain an understanding of the fundamental 
principles and operation of charge-coupled devices. Since there is cunently no knowledge 
base of charge-coupled device~ at NPS. a re latively long introduction is presented in this 
thesis. It is intended that the research material presented here, coupled with the List of 
References and Bibliography, will provide the foundation for any future research in this 
C. REQUIRED HARDWARE AND SOFTWARE TOOLS 
The design and layout of the Charged Coupled Device (CCD) Analog Delay Line 
chip was accomplished on the Naval Postgraduate School's Sun SPARC workstations. The 
software tools included the VLSr CAD package which was devcloped by the University of 
Califomia at Berkeley, and some conunercially available programs. 
1. Sun SPARC Workstatiun 
The Sun Microsystems SPARCstation IPX is a UNIX based desktop computer 
with high-speed color graphics capability. The [PX operates at 40 MHz and is equipped 
with up to 64 Megabytes of R.A..r-...l with 64 Kilobyte wri te-through cache, and 424 Mega-
bytes of i.nternal fixed disk storage; several large file systems are mounted by the TPX from 
2. :\-fagic 
All of the circuit layouts completed for this thesis were accomplished using the 
CAl) tool Magic, wh:ch is an interactive editor and layout 1001 for designing Very Large 
Scale (VLSI) circui t!;. Since Magic operates on many types of UNiX based machines. it 
runs well on the Sun SPARC lPX with an in~grated color monitor. Tn Magic, one can 
build simple cell layouLS using a mouse or graphics table t. or choose basic cell layouts in 
the program's cell library. These simpler cell layouts can be combined into larger struc-
rures, or even into completed integrated circuit layout!;. Magic contains an interactive 
design rule checker which constantly checks the cell/circuit layout during the design pro-
ces.' to verify aJl layoul rules are obeyed. As a means of interfacing with other design pro-
grams. Magic can extract a layout to the native language of other simulation programs 
fo und in the Berkeley VLSI CAD package. Magic only permits Manhattan style designs. 
which are those with either horizontal or vertical structures; no diagonal or curved struc-
tures are penni tted in Magic. There are many additional features of Magic that are too 
numerous to mention here. The reader is encouraged to consult the users manual for addi-
tional fcature.~ and attributes of Magic [Ref.l J. 
3. B2 Spice 
A fully integrdted and interactive program, B2 Spice aids in the design of analog 
circuits in perfonn ing dc analysis, ac small-signal analysis, and transient analySiS. 62 
Spice is an analog circuit design and simulation program based on the numerical algo-
rithms and fonnulas of SPICE, the standard for general purpose circuit simulation 
developed the University of California at Rerkeley. It can also be used to provide basic 
plotting of circuit parameters and circuit behavior. Although 82 Spice is a powerful tool 
in observing how circuits act, we made limit.::d use of it; large circuiL~ can require hours to 
simulate, and it cannot directly simulate a CCO circuit, only its peripheral circuitry 
4. B2 Logic 
B2 Logic is a digital circuit design and simulation program. A network editor, net-
work compiler, and digi tal circ uit simulator are all integrated into one progrJIl1. B2 Logic 
is a fully integrated and interactive progrJffi. It allows one to easily create and simulate 
sophisticated logic designs. Results can be obtained from a time line trace, Output table, 
or an on-line probe. B2 Logic contains several device family libraries and it can check for 
fan-out violations and maximum pulse width violations 
5. Esim 
Esim is an event- driven switch level simulator for NMOS and CMOS transistor 
circuits. Esim can be used to test or simulate the logical operation of a circuit design. 
After a circuit has been designed in Magic, it can be extracted into a format used by Esim. 
which is then used to monitor inputs, outputs, and nodes of interest setting or resetting 
their values. The 'watched' nodes can then be evaluated and the circuit checked for 
proper logical operation. There are numerous commands a.nd options that may be used in 
the Esirn simulation. The reader is encouraged to consult the users manual for additional 
features and attributes of Esim [Ref.l]. 
6. ExtlSpice and Ext2sim 
Ext2spice and ext2sim read a file in the .ext fonnat and create a new file in the 
.spice and .siru fonnat respectively. The .spice file created by Ext2spice contains a list of 
transistors and capacitors. The designer must add the transi.~tOr models, in the fonn of 
Spice k vel2 parameters. and other simulation information to produce and executable file 
in the .spice fonnat. Ext2spice assumes transistor model names of nfet and pfer. This 
CAD tool sets the ground to node 0, Vdd to node 1, and node 2 is reserved as an error 
node. By labeling Vdd as 'Vdd!' and Ground as 'Gt-.'D!', in the VLSI layout., the proper 
nodes will be assigned in the extraction. The .sim file created by Ext2sim is ready for use 
by Esirn. TIle Esim CAD '_001 assumes that Ll:e source voltage and ground are laheled 
'VdLl' and 'G:,\'1l' respectively [Ref. lJ. 
7. IISPICE 
HSPICE is an optimizing analog ci.rcuit simulator by :vIeta-Sotiware used for the 
circuit simulation of the VLSI circuit design_ HSPICE is used for the steady-state and 
transient simulation of the circuit design. HSPIC[ program is compatible wirh most 
SPICE variations, has superior convergence, accurate modeling, and hierarchical node 
naming and references_ Once the layout is complete using Magic. the design is extracted 
using the Ex:2spice CAD tool. The designer most then add the transistor models, voltage 
sources and simu:ation information. The Graphical Simulation Interface (US1) is used to 
graphicalJy display [he waveforms at various nodes in the VLSI design to ensure proper 
functional operation ami design layout lRef. 2J. 
D. THESIS STRUCTLRE 
Chapter IT begins with lhe temlinology associated with charge-coupled devices It 
then moves into the [undamentaltheOl) and applications of CCDs. Dctailed design con-
siderations of the CCO delay line structurc, cspecially the input and Output srructmcs, arc 
presented in Chapter m. The CMOS layouts of the CCD circuit are shown in Chapter IV. 
A proposed testing methodology for the CCl) Analog Delay Line designs arc covercd in 
Chapter V. Chapter VI outlines the thesis conelusions and further recommendations. 
Appendix A examines the development of the on-chip clocking circuit. Appendix B cov-
ers the development and simulation of the clock output driver circuit. Appendix C dis-
cusses the active-load differential amplifier which boosts the CCD output signal. 

II. STRUCTliRE & OPERATION OF CHARGE-COUPLED DEVICES 
A. DEFL'\ITION OF TER,\lS 
The fo llowing tenus are typical detinitions related to charge-transfer devices that 
are currently in use. 
1. Device Names 
a. Charge-Transfer Device (CTD) 
A device whose operation depends on the movement of discrete packet~ of 
charge along or beneath the semiconductor surface. Charge-Transfer Devices are of two 
types: Charge-Coupled Devices and BUCket-Brigade Devices. 
b. Charge-Coupled Device (CCD) 
Acharge-lfansfer device that stores minority or majority carriers in poten-
tial wells and transfers this charge as a packet by translating the potential minima 
c. Bucket-Brigade Device (BBD) 
Acharge-lfa..1sfer device that (I) stores charge as majority carriers in doped 
regions in the surface of a semiconductor that become reverse biased with respect to the 
substrate and (2) trdflsfers this charge as a packet along the surface through a series of 
switchi.ng devices that interconnect the doped regions. 
d. Bulk-Channel Charge-Coupled Device (BCCD) 
A charge-coupled devicc that confines the storage and transfer of charges 
to a channel lying beneath the substrate surface, also called buried-channel charge-cou-
pled device 
e. Surface-Channel Charge-Coupled Device (SCCD) 
A charge-coupled dcvice in which the potential wells are created at the 
semiconductor-insulator interface and charge is stored and transferred along that 
interface 
f. Mu/tiphase Charge-Coupled Device 
A charge-coupled device that requires more than one clock applied sequen-
tially to provide directionali ty to the transfer of charge. 
g. N-Clwnnel Charge-Coupled Device 
A charge·coupled device fabricated so that the charges stored in the poten-
tial wells are electrons. 
h. l'-Channel Charge-Coupled Device 
A charge-coupled device fabricated so that the charges stored in the puu:n-
tial wellsa..re holes. 
i. Charge-Coupled Image Sen~or 
A charge-coupled device in which an optical image is converted into pack-
ets of charge that can be transferred as the electrical analog of the image. 
2. Genera] Terms 
a. Charge Packet 
A quantity of electrical charge that is the sum of the signal charge and bias 
charge (if used) and is stored in potential wells. 
h. Charge Transfer Efficiency 
The frac tion of a charge packet successfully transferred from one electrode 
to the next electrode, denoted as T] . 
c. Depletion Region 
That region in which the mobile carrier density is negligible compared to 
that of the majority carrier density in the bulk. 
d. Drift-Aiding Fringing Field 
An electric field at the semiconductor-insulator interface along the direc-
tion of charge propagation due to the potential on adjacent gate electrodes and the poten-
tial on the gate electrode directly above. 
e. EmptyZero 
Aconditiun where there is zero circulating bia.~ charge 
f. FatZero 
Synonym for circulating bias charge. or hackground cum::nt, used to im-
prove transfer efficiency. 
g. Floating Diffusion 
A diffused area into which a charge packet can be introduced, thereby 
changing its potential, typically used in detection schemes 
h. Fwating Gate 
An electrically floating gate on an insulating surface over an active ponion 
of the semiconductor surface, typically used in detection schemes. 
i. Gate Vultage 
The voltage applied to the gate, or electrode, with respect 10 the substrate, 
often deooted by V G' 
j. Gate Electrode; Transfer Electrode 
A conductor that is on an insulating surface over an active portion of the 
semiconductor surface and to which potential is applied 
k. Inversion Layer 
That region in which the steady state condition minority carriers are 
present in concentration greater than that of majority carriers in the bulk. 
/, Potential Well 
A spatially defined depletion region of a charge-coupled device where a 
potential minimum exists. 
m. Signal Charge 
A quantity of electrical charge in a potential well that, in conjunction with 
the bias charge (if used), defines the signal level 
n. Threshold Voltage 
The gate voltage required to create an inversion layer in the steady state 
case, denoted by V T 
o. Transfer Cha""el 
The area of a charge-coupled device in which the charge flow is confined. 
B. THEORY OF OPERATION 
The basic principle of charge transfer devices (CTD) involves the movement of 
information, represented by a quantity of charge, from one physical location of a semicon-
ductor substrate to another in a controlled manner with the use of properly sequenced 
clock pulses. In other words, the device is basically a shift register; signal charges are 
stored and transferred in clocked shift register fashion under an array of closely spaced 
control electrodes, However, a unique feature of the CTD is that it will transfer analog 
signals. that can be introduced either electrically or optically. Thus, by providing suitable 
input/OUtput circuitry and clocking waveforms, the CTO is capable of performing various 
functions such as analog delay line, serial memory for data storage, solid state imaging 
sensing. and logic operations. 
As shown in Figure 2, charge transfer devices can be broken down into two subsets 
known as charge-coupled devices (CCDs) and bucket-brigade devices (BBDs). Charge-
coupied devices can be funher classified as surface charge-coupled devices (SeeDs) in 
which the signal charge is transferred along the Si/Si02 interface, or bulk charged-coupled 
devices (SeCDs) in which the signal charge is transponed within the silicon substrate. 
Figure 2. Family of Charge Transfer Devices 
1. Basic Operation 
eCDs operate by a mechanism of charge storage and transfer under an array of 
MOS control clcurodcs or gates. Information in the form of elect"ic charge is transferred 
along the silicon/silicon dioxide surface or along the substrate in clocked shift register 
fashion by sequential manipulation of the voltages on [he control electrodes that constrain 
this charge 
2. Charge Storage 
The structure of a basic MOS CCO dement (surface channel) is shown in Figure 3 
(a). The silicon substrate is shown in the figures as being p-ly?C, but o-lype devices are 
also possible. Prior to the applicat;on of a positive voltage to the gate eleurode, there is a 
unifonn distribution of hole (majority can'ieTs) in the p-type semiconductor. 
Figure 3, Single CCDEIc<::trode. Showing Depletion & Inversion Layers. 
From Ref. [6j. 
The application ofa positive volrage +VG to the electrode has the effect ofn:pel-
ling the positively charged majority carriers, the holes. in the silicon away from the vicin-
ity immediately beneath the electrOde. This region beneath the electrode becomes 
depleted of holes, as shown in Figure 3 (b). It is called a depletion region. For a given 
electrode strucmre and substrate doping concentration, the extent of the depiction region 
into the silicon is a function of the applied electrode voltage. As the gate voltage is 
11 
increased, the depletion region extends further into the bulk semiconductor, the potential 
of the semiconductorfinsulator interlace becomes increasingly positive. Eventually, a 
poim is reached in which the gate voltage is so positive that electrons an: attracted to the 
surface where they form an extremely thin (-1O-2Ilffi) but dense inversion layer, as seen in 
Figure 3 (c)_ Information can now be stored in the depletion region in the form of minor-
ity carriers, electrons in this case. ThL<; charge may be introduce into the structure by 
either electrical or optical means, as discussed later. 
In this example, a Surface Channel Charge-Coupled Device (SCCD), the stored 
electrons are localized at the SilSi02 interlace because they are attracted to the positive 
charge on the gate or electrode. The magnitude of the charge which may be stored under a 
given electrode is variable up to a maximum value that is dependent upon the electrode 
size and bias voltage. As the amOUlll of charge stored is increased, the extent of the deple-
tion region decreases in order to preserve overall charge neutrality in the system. 
The potential well model, or fluid model. is another model that is sometimes more 
useful for describing the operation of a CCD; this model considers that the electrons are 
filling a potelllial well in the silicon substrate fonned by the gate voltage, as seen in 
Figure 4. The potelllial well constrains the electrons to remain under the electrode. This 
can be shown from the energy-band diagrams shown in Figure 5 which represent the con-
ditions shown in Figures 3. The potential minimum at the silicon interface is generally 
referred to as the surface potential, ¢Is. The surlace potential for an empty well, ¢Iso (the 
depth of the potclllial welJ) can be derived from the MOS equations [Ref. 6J: 
VG - VFB =:: 4>50 + B¢lso (I) 
where B = J2e~oqt 
and VFB =:: flat-band voltage 
££0 =:: silicon dielectric constant 
4 =:: electronic charge 
(2) 
N '" substrate doping concentration 
Cox'" oxide capacitance per unit area 
When l:an1ers are introduced into the well, the surface potential decrea.<;e.<; as the inversion 




Figure 4. Potential Well Model 
The CCD is inherently a dynamic mcmory since the stored infonnation disappears 
with increasing time. The mechanism for this is the thenna] generation of electron-hole 
pairs which takes plal:e in any semicondul:tor. This causes the depiction regions to be 
slowly filled with minority carriers which b'fudually mask the stored information. 
3. Basic CCD Structure 
The cross section of a typical CCD is shown schematically in Figure 6. The ba.<;ic 
device consists of a linear arrayal' closely spaced control gates. or electrodes, on a contin-
uous silicon dioxide dielectric layer which covers the silicon substrate material. Charge 
J3 
storage and transfer takes place in the channel region of the device, which may be 
bounded by high concentration channel-stop diffusions. The charge constrained in the 
depletion region beneath a given electrode is called a charge packe!. For analog and elec-
trical devices, charge packets arc introduced by applying suitable voltages to a p-n junc-
tion at the inpm of the CCD. For optical imaging applications, they are fomled as a result 
of electron-hole pair generation caused by light energy incident on the silicon substrate. 
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Figure 5. Energy-Band Diagrams for the MOS Structure Shown in Figure 2. 
(a) No charge in pott:ntial well; (b) Potential well approximate!y 
one-third full; (c) Potential well completely full - equilibrium. 
From Ref. [5J. 
4. Charge Transfer 
Once a charge packet has been introduced to the CeD it may be moved through 
the structure in the manller illustrated by Figure 7. This figure also illustrates the required 
driving wavefonp., or clocking pulses 
Figure 6. Basic Structure of a Chargc-Couplt:d Device. From Ref. [12]. 
At time 11' Figure 7 (a), a charge packet is held under electrode ~2' the voltagt: of 
which is ~VCC. Electrodes 01 and~.1 a!"e held at a resting potential, ~VSS. At a latcr time 
12, in Figure 7 (b), electrode ~J is pulsed to +Vcc. This produces a depletion region under 
~3 which. because the electrodes an: dosely spaced, couples with that under h with the 
result that charge begins to move from under Q2 10 under 4'3' The voltage on 411 is then 
reduced to +Vss with a slowly falling edge. The voltage on 412 is not reduced to '--Vss 
instantly because the charge carriers require a fin~te time to diffuse across the width of the 
electrmit:. Figure 7 (c) shows the charge transfer complete at time t3' with the Charge now 
stored in the depletion region under 9J. 
Note that Ql ha~ to be kept at a low potential throughoUl to prevent baekflow 
of charge. Thus, three electrodes are requi red to SlOrc and transfer one charge packet and, 
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Figurt! 7. Charge Transfer for a Three Phase CCD. 
as a consequence, are usually referred to as one clcment of the CCD. TItuS, the electrodes 
of this CCD array are arranged in triplets and are connected sequential ly to the drive line 
carrying the three-phase driving waveforms. I-ience, continuation of the clocking 
sequence. as shown in Figure 7 (d). would result in the movement of the charge packet 
from under QJ to under the ne;\.t 0 j, then to 92' and so on to the output of the array. Note 
that there can be a charge packet under every third electrode in this array and that applica-
tion of drive pulses causes these charges to be moved simultaneously. 
For correct operation of the CCD. it is generally necessary to maintain the silicon 
surface in depletion at all times; this is the reason for using the resting voltage +Y ss. If 
Y ss is applied as a bias to the substrate. which is common to all electrodes, the generation 
of the clock pulses is greatly simplified. 
5. Charge. Transfer Efficiency 
The frac tion of charge that is correctly transferred from one well to the next is 
referred to as the charge transfer efficiency, n. The small fraction of charge left behind at 
each transfer is the transfer loss. or transfer inefficiency, denoted hy £ (n + e = I), where 
£«1. Because 11 determines how many transfers can be made before the signal is seri-
ously distorted and delayed, it is a very important figure of merit for a CCO. If a single 
charge pulse with an initial amplitude PJ is transferred down a CCD register, after n trans-
fers the amplitude P n will be: 
Therefore, e must be very small if a large number of transfers are required. If we al low an 
ne product of 0.1. an overall loss of 10 percent, then a 4-phase, 250 stage shift n:gister 
requires £ < 10-4, or a transfer efficiency of 99.99 percent 
There are two major causes of transfer inefficiency: 
Q. Incomplete charge packet transfer due to the fact that the carriers require 
a finite time to diffuse from under one electrode to the next. As the spacing between elec-
trodes is reduced the effect becomes smaller but this mechanism imposes an upper limit 
on the speed at which the device can be operated. The lower CCD transfer speed limit is 
sct by the thermal carrier diffusion effect which is described in the next section. 
h. The effect of carrier trapping states which are largely localized at the 
SilSi02 interface. As a charge packet arrives at a storage electrode, a small portion of it is 
instantly "trapped" by the interface states under that electrode. When the packet is moved 
on, the states will empty into trailing packets, thus giving rise to small residual charges 
trailing behind the main packet. This effect of interlace states is more pronounced in sur-
face channel devices. The trapping of chargc by the intcrlace StateS can largely be avoided 
by means of bulk-channel construction [Refs 4 & 5]. 
6. Free-Charge Transfer Mechanism 
Three separate mechanisms cause the free charge to move from one well to 
another: :>t;lf-induced drift, thenna! diffusion, and fringing field drift [Refs. 3 & 5]. 
a. Self-Induced Drift 
Self-Induced Drift is a charge-repulsion effect which is only important at 
large signal charge densities (2:: 1010 ehargeslcm2). The mechanism is important in trans-
ferring the first 99% or so of the charge signal and is responsible for improving the fre-
quency response of certain devices operating with a large background charge. or "fat 
zero". [Ref.5 ] 
h. Thermal Carrier Diffusion 
ThemJaI carrier diffusion. which dominates the remaining I % of signal 
charge transfer in SeeDs, gives an exponential decay of the amount of charge under the 
transferring electrode. The decay time constant is proportional to the square of the gate 
length 
where L is the center-to-center electrode ~pacing and D is the diffusion constant; there-
fore, this effect becomes increasingly important at longer gate lengths (typically 8 -10 j.un) 
[Ref. 5]. 
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By means of thermal carrier diffusion alone, 99.99% of the charge could be transferred 
each cyde at frequencies f (in Hz) given approximately by : 
asswning D = 6.75; Lis Center-IO-center spacing measured in ~m. 
c. Fringing FieUJ Drift 
Fringing field drift can help to speed up the charge transfer of the remain -
ing 1 % in BeeDs considerably. The fringing field is the clecuic field along the direction 
of the charge propagation along the channel. This field will vary with distance along the 
gale with the minimum occurring at the center of the transferring gate. The magnitude of 
the fringing field increases with increasing oxide thickness and gate voltage. It dccrea.~cs 
with increasing gate length and doping density and, in general, is higher in bulk channel 
devices. The fringing fi eld lines become increasingly steeper and more effective as the 
channel is moved further away from !.he o:\ide/silicon interface [Ref. 5). The effect of the 
fringing field upon charge transfer is difficult to assess analytically. A computer simula-
tion of the rransfer process under the influence of strong fringing fields has indicated that 
the charge remaining under the transfening e1c:ctrode still decays exponentially wi!.h time 
[Ref. 5]. 
C. APPLICATIONS OF CHARGE·COUPLED DEVICES 
1. Cbarge-Coupled Imagers 
The CCO concept introduces a revolutionary new approach to the design of self-
scanned solid-state linage sensors. One can think of the CCD as the semiconductor equiv-
alent of an e1c:ctron-beam tube in which the charge signal can be moved or transferred and 
stored under the control of the clock voltage pulses free of pick-up and switching tran-
sients. The only limitations on the charge-coupling process come~ about because the 
charge transfer is not 100% complete. The finite transfer loss results in some distortion of 
the signal, and introduces transfer noise. 
a. Line Imagers 
Two line imagers shown in Figures 8 and 9 illustrate the ways in which an 
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optio:.:al .~ignal can be detected. We will now assume that an optical input is applied to one 
of these CCD registers while the clock volt.1ges are adjusted so that one potential wcll is 
created at each Stagc along the CCD channel. The photo-generated charge will collect in 
these wells during the optical integration time. AI the end of the integration time, the 
accumulated charge packets representing the integrated optical input are shifted down the 
~ 
ch.rt'p>ex(r \poter.till well 
Figure 8. Basic Principal of CCD Imaging. From Ref [61 
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Figure 9. ceo Imager Using Back-Surface muminalion, From Ref. [7J . 
charge-coupled imager register and detected by a single output amplifier. To prevent 
smearing of the image, the optical integration time should Ix: much longer than the total 
time required to transfer the detected image from the CeD line sensor, Since all charge 
elements are amplified by the same amplifier, non-uniformities, such as those fo und in 
optical arrays, are avoided. Since there is no direct coupling of the clock voltages to the 
charge signal in the CeD channel, the clock pick-up is limited only to a single output 
stage. In addition, since only the clock frequency is used in CeD transfer. clock pick-Up is 
not the problem as it is in x·y scanm:d arrays where one of the clocks occurs al the hori· 
zomalline frequency and cannot be simply removed by appropriate filtering. 
b. Area Imagers 
The two most popular area charge-coupled imagers are the interline trans-
fer sys~m and the frame transfer system, shown in Figures 10 and 11. respectively. The 
interline transfer system can be visualized as consisting of a parallel array of the line 
sensors with non-illuminated registers all leading in parallel into a single output regis~r. 
The optical image is detected by venicallines of photosensitive MOS capacitors fonned 
by a transparent polysilicon photogate. The vertical line sensors are sepamted from each 
other by opaque vertical CCD registers. Sinct: two photosensor elements can be rcad by 
one stage of the venical register, the image is detected as two vertically interlaced fields 
Once every frame time one field is transferred into the non-illuminated registers. Then. 
the entire detected image is shifted down in unison by clock A and transferred into the 
output register one horizontal line at a time. The horizontallincs are then transferred out 
from the output register by the high frequen~)' clock B before the next horilOntallinc is 
shifted in. 
Figll~ to. Interline Tran$fer Array Schematic. From Ref. (6J. 
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The frame transfer system that can be illuminated either from the tip or from the 
back of the substrate is shown schematically in Figure 11. In this system the optical image 
is detected by a separate photosensitive area ofCCD register.~. Then. the detected image 
is transferred into the opaque temporary storage array by clocks S and I during the vertical 
blanking time. From there, it is shifted down one horilOntalline at a time into the output 
register and transferred out by the high speed clock R. The time available for parallel 
loading of the output register corresponds to the horiwntalline retrace time 
Figure It. Frame Transfer An-dY Schematic. From Ref. [6J. 
2. Digital .\1emories 
Charge-Coupled shift registers are basically analog devices. To store digital sig-
nals in these devices it is necessary to periodically refresh, regenerate, or redigitizcd the 
charge signals. Floating diffusion or floating gate output can be used for construction of 
signal regeneration stages. Signal refreshing stages can be constructed fol1owing proce-
dures similar 10 those used in the (.;onsuuction of the refreshable MOS memories. 
The simplest type ofCCD memory organization is shown in the block diagram of 
Figure 12. In this simple arrangement, information in the form of charge packets are 
transferred through each memory cell until it reaches the output sense amplifier. From 
there the charge packets are either recirculated or are read out; if read out, then new charge 
packets are serially entered at the input. 
From the CCD memory des(.;ription. it becomes apparent thaI a big advantage of 
random access memory (RAM) over CCD memory is its faster access time for almost any 
bit of data. In a RAM, each memory location is individually and directly addressed, but 
access time for a bit of data in a CCD memory depends upon its location in the memory 
block. Data that is near the OUtput is available quickly, but data that has just been entered 
must transfer through the entire memory block before it can be accessed. For a compari-
son, the mean access time for a 4k-bit CCO memory block at 5 MHz is about 400 ~St:c. 
while the mean access time for a comparably sized MOS RAM is just I ~sec. 
[Ref. 61 
There are four possible memory organizations using the ceo: the serpentine 
sUUcture shown in Figure 12; the loop organization, which is similar to the serpentine; the 
Series-Parallel-Series (SPS) memory design; and the Line Addressable Random Access 
Memory (LARAM) design. Detail on these memory designs can be found in Refs 
{3] and [7]. 
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Figure 12. Block Organization ofCCD Memory. From Ref. l6J . 
3. CCD Logic 
In addition to their potential usc in memory applications, CCDs can he used to 
implement digita! logic. Their high packing density and good signal charge isolation 
make them attractive for this application. In CCD logic, a logical 1 is represented hy the 
largest charge packet that can be held under the storage electrode while a logical 0 is rep-
resented by the absence of charge. A 2-inpot ORfANO gate .~tructure using a 2-leve\. two-
phase electrode gate is shown is Figure 13. More detailed infonnation regarding the use 
of (CDs for logic applications can be found in Re f.~ [6J and Pl . 
4. Analog Signal Processing 
Charge-coupled devices present another technique for proCt:ssing analog infonna-
CCDs may be cheaper than digital filters for some applications because (1) CCDs 
eliminate the need for analog-to-digilal and digital-to-analog conversion, and (2) a single 
CCD filter operating as a function unit can replace a large amount of digital hardware . 
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Figure 13. 2-1nput ORlAND Gate Utilizing a Two-Phase 
CCD. From Ref. [6] 
a. DelayLine 
One of the most direct applications of CCDs is in fixed or electronically 
variable delay lines, The time delay, 'td' for a CCD delay line is 
where K is the number of stages, fc is the clock frequency, and t.B is the bandwidth. The 
CCD delay line operates by samp ling the input signal once every clock cycle. Therefore, 
it is capable of signal bandwidth 6.B, close to fo; / 2. The electronically-variable delay is 
obtained by varying the clock frequency. The maximum time delay, 'tdmax' for a CCD 
delay line is independent of the number of stages. The practical upper limit for 'tdInaJI at 
room temperature is 0.1 to 10 seconds. For example, audio delay of 10 to 20 illS with 6.B 
of20 kHz would require fc = 40 kHz and N '" 400 to 800 stages. 
b. Transversal Filters 
Transverse filters with either fixed or variable weights have been imple-
mented using CCDs for processing of analog signals. The signals at each stage of a CCD 
delay line can be tapped, weighted, aI!d summed by a technique illustrated in Figure 14, 
which is referred to as the elecuude weighting and summing approach. Specific CeD 
implementations of transversal filters with fixed weights, using electrode weighting and 
summing, that have been already considered include match filters for various 
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trum communication applications, radar plllsc compression band-pass filters. and chirp-z 
transfOlm fi lters_ [Ref. 8] 
Figure 14. Block Diagram of a Transversal Filter. From Ref [31 
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Ill. CCD DELAY LINE DESIGN 
A. CCD STRUCTLRE 
1. Bulk Channel versus SUlface Channel 
As discussed in ChaplerI, CCDs can be classified as surface channel charge·cou· 
pled devices (SCCDs) or bulk·chi:Ulnei charge-coupled devices (BCCDs) depc:nding on 
whether the charge is transferred at the silicon surface or within the bulk of the silicon 
subSlratc. A SCCD, in its simplesl form, consists of a lincar array of MOS capacitors fab-
ricated on an oxidized p-Si substrate of uniform doping as shown in Figure (). As 
explained in Chapter II. charge transfer takes place along the SilSi02 interface, which 
resull~ in a portion of the charge being trapped by interface states under the electrodes, 
thus dccrcasing charge transfer efficicncy 
In BCCDs, a shallow n-Iayer is placed under the oxide layer. which causes thc 
potcntial wcU minima occur within the Si bulk, so that the mobile electrons are not in con-
tact with the oxide/semiconductor interface. This results in a transkr efficiency improve-
ment for T\VO distinct reasons. First, when compared to SeCDs, the BCeD channel 
displays considerably lower charge trapping and consequently better transfer efficiency. 
Second, during charge transfer, lateral fringing electric fields caused by unequal adjacent 
gate voltages introduce a significant drift force which moves charge from one bucket to 
the next very efficiently [Ref 5J. BCeD tr.msfer speed is dominated by fringing field 
drift, while SceD transfer speed is dominatcd by the relativeiy slower thermal carrier dif-
fusion. A~ a result, BCCDs' clock transfer speeds are up to an order of magnitude higher 
than comparable SCC]) clock speeds. A disadvantage of the BeCD design is that it can 
only contain about 25% of the maximum charge of a comparable SCeD. 
For this project, only buGe-channel CCDs were attempted, as MOStS design rules 
only allow BCCDs to be laid out 
2. Electrode Material 
a. Single Metal Gates 
The simplest CCDs were fabricated with single level metal gates, usually 
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aluminum because of its very high conductivity. These aluminum gates had gaps of 2 or 3 
~m between them. However, too large of an inter·electrode gap can create a potential bar· 
rier between adjacent wells, which inhibits charge tramfer. While the first CCDs were of 
this type, the requirement for very small gaps or no gaps between the gates, and the insta-
bilities associated with the exposed channel oxide in the gaps, lead to the development of 
more reliable sealed structures as described below. 
b. Conductive Channel 
The conductive. channel is a single level technique that uses undoped poly. 
silicon as a high resistivity dielectric in the gap regions to eliminate the effects of static 
charge on the oxide and to minimize potential energy barriers between adjacent wells by 
grading the potential between wells. In one variation of this method, undoped polysilicon 
is deposited over the electrode and gap regions. The electrodes are then defined by selec-
tive doping of the polysilicon. In another variation, a thin (50 nm) undoped polysilicon 
layef is deposited over the entire channel reg10n and metal electrodes are located on this 
laycr. One problem with this system is the difficulty in maintaining adequate resistivity in 
the polySilicon layer. If the resistivity is too low, the power dissipation is increased due to 
leakage between clock lines. If the resistivity is too high, the potential in the gap lags 
behind that of the dock lines and thus reduces the effectiveness of this system. 
. c. PolysiJicoll-Aluminum Gates 
Polysilicon-aluminum gates represent a self-aligning, overlapping gate 
strucmre in which the separation between the gates is fonned by thennally grown Si02, 
typically 0. 1 to 0.2 ~ thick, and corresponds to the thickness of the channel oxide. Ibis 
gate structure can be used for construction of two-phase a~ well as four-phase CCDs. One 
of the limitations of this approach, that is common to all polysilicon gate structures, is that 
the polysilicon RC time delay, due to the high resistivity of the polysilicon, is much largcr 
than that of aluminum. This RC time delay disparity can cause timing problems. 
d. Polysiiicoll-Polysilicoll Gates 
With a I:hoice between aluminum Of polysiJicon gates for an electrode gate 
material, polysilicon is preferable for the following reasons: the Si02 insulation layer 
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grown by thermal oxidation d:.rectly on the polysilicoll electrodc is confor.nal to the gate 
profile and is of high integrity; completely sealed. stable electrode structures are possible; 
and the semi-transparent nature of the polysilicon facilitates the design of optical imaging 
arrays [Ref. 91 
Polysilicon·Polysilicon Gates is an outgrowth of the Polysilieon-Alumi. 
num Gatt: structure. In t!:tis configuration. the RC timt: delay disparity bet\\'ccn polysilicon 
and aluminum gates is eliminated. \Vith this gate structure, aluminum metalli?ation is 
necessary for interconnections and bonding pads 
Two-level polysili.con stIUcture requi.:"es relatively simple processing tech-
niques but also has it, disadvantages. Since the gates overlap, the sile ot" the storage well 
is dett:muned by the f~rst iayer of polysilicon, whieh is relatively largc comparcd to a tripk 
layer structure. There is a need to use small contac:.:t holes and short cireuit~ in the polysil-
icon are fatal because electrodes on the same levei are connected to different phases 
Despite these disadvantages, the usc of a two-level polysilicon-polysilicon structure is 
attractivc for this device fabrication because these tcclmologics are closest to those used to 
fabricate conventional CMOS integrated circuits 
e. Triple-Po[ysilicOfJ Gate Structures 
Triple-polysilicon gate structun:s can be uSl:d to fabricate sealed-channel 
multi-phase CCDs. Unlike double po!ysilicon gate structures, the size of two of the poten-
tial wells in the triple polysilicon gate constI11ction is subject to alignment tolerances. The 
main advantages of the triple-po!ysilicon construction arc tbat for a given gate sile, the 
spaces betwecn the gates become minimized; the shorts between the gates on the same 
polysilicon level do not lead to cataStrophic failures; and there is no need for small contact 
holes betwl:en the polysilicon gates and the aluminum intercollnections as for most CCD 
structures. This process can also providc the smallest desirable gate size. T;nfonunately, 
the three-level polysilicon electrode lCclmology rcquircs a more compl e,; fabrication pro-
cess, which MOSIS does not aC(;ommodate. 
3. Channel Confinement 
Various clectrode structure.~ which produce unidirectional signal charge flow along 
the silicon-oxide interface or in the bulk have been examined. However, an imponant 
problem deals with the confinement of the signal charge within the channel region so that 
it is not lost from the lateral edges of the channel. There are three different methods used 
to define the width of the CCO channel and assist in lateral charge confinement. 
a. Thick Field Oxide 
Thick field oxides, shown in Figure 15 (a), (1-2 t-tm) are useful for ( Ill) 
n-type material but not for (IOO) Si because to obtain field threshold voltages compatible 
with nonnal clock vol tages, the oxides required are too thick to pennit precise photoresist 
patterning. It has been found that with high resistivity substrate material, the thick oxide 
technique provides only a weak definition of the channel and its width will change signifi-
cantly with gate voltage and the amount of charge in the potential well. Magic does not 
allow thick field oxide design. 
h. Diffused Channel Step 
A second approach to lateral channel confinement is the use of a channel 
stop diffusion as shown in Figure 15 (b) and 16. Although this technique requires addi-
tional masking and process steps. il is the best technique because it strongly clamps the 
surface potential which defines the extent of the channel more precisely. Useful for both 
surface and bulk channel devices, the diffused channel stop method eliminates the need 
for extremely thick field oxides. 
c, Electroswtic Field Shield 
The third approach is the use of an electrostatic field shield as shown in 
Figure 15 (c). In this technique the field region is covered by a relatively thin field oxide 
on which a doped polysilicon layer is deposited. The polysilicon is then oxidized and may 
then be covered with other electrodes. With proper biasing of the polysilicon layer with 
polarit)" opposite to that applied to the CCO gates, a strong accumulation region fonns on 
the silicon sunace preventing channeling. 111is technique is not nonnally used for CCDs 
l2 
because of the restriction on device layout that it imposes with the need to interconnect 
each part of the shi ~ ld to a bias voltage 
'>l 
Figure 15. Lateral Channel Confinement Techniques. From Ref. [4J. 
FiguJl! 16. Channel Stop Diffusion From Rd. 171 
4. Number of Clock Phases 
As was discussed in Chapter II. a CeD transfers charge along a channel created by 
pulsing a series of transfer electrodes with properly phased voltages. Transfer schemes 
have been proposed involving from one-to-four-phase systems with a variety of electrode 
structures. For a p-phase system, there are p storage electrodes per unit cell, and p trans-
fers per unit cell. In order to clock signal charges through the cells at clock frequency fe' 
the transfer rale between individual electrodes must be pfe or the maximum allowable 
transfer time per electrode is 1/pfc' 
a. Three-Phase Systems 
Three- (or more) -phase systems are required to control the direction of 
charge-transfer if simple symmetrical electrodes are used. While one potential well is 
being emptied of charge, another is receiving the charge and a third is blocking the back-
ward flow of charge. A descriptiun of charge transfer for a three-phase CCD was pre-
sented in Chapter II. 
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Thr~t:-phase sySl~ms were the first to be developed and were used exten-
sively in early CCDs. Three-phase systems, shown in Figure 17, have relatively large sig 
nal handling capability and do not require any special fabrication technology. However, 
there are problems associated with crossovers required in a three phase system. Addition-
ally, three-phase systems have relatively large cl!ll-space requirement, and the three-phase 
clock is awkward to implement. 
Figure 17. Three·Phase Stmcmrc. From Ref. [6J 
b. Two Phase Systems 
For CCDs with synunetrical potential wells it takes clocks with three or 
more phases 10 determine the directionality of the signal flow. However, if the potential 
wells are made directional by designing some asymmetry into the CCO cells. such as a 
built-in electric field, a two phase CCD can be constructed. Two techniques for accom-
plishing thL~ are illustrated in figure 18. The objective of both techniques is to incre~ 
the potential difference across the oxide, over the half of the electrode closest to the input 
end of the ceo, so that th~ corresponding potential differenCl;: across the semiconductor is 
reduced and its potential minimum is not so deep [Ref. 7]. The stepped oxide approach in 
Figure 18 (a) accomplishes this by increasing the oxide thickness, whiJc the diffused 
Jl 
implant approach in Figure 18 (b) uses a more highly doped semiconductor material of 
the same polarity as the .~u hstrate to reduce the depletion layer thickness. 
The two-phase system is attractive for the following reasons: it allows a 
relatively simple clock design: it al lows a relatively simple layout of interconnections on 
the semiconductor chip; possihle higher packing densities; and charge transfer can be 
faster because there is less danger of charge spillage due to the asymmetric potential wells. 
However. two-phase systems also have disadvantages such as smaller charge handling 
capability than comparable three-phase devices. Additionally, two-phase systems require 
more specialized design and fabrication technology than three-phase systems; Magic does 
not allow the design of stepped oxide structures or diffused implants. Therefore, a two-
phase system design is not possible for this project with our currently availahle tools 
Figure 18_ Two-Phase Clock Structures: (a) stepped oxide; (b) diffused 
implant From Ref. [7]. 
c_ One-Phase Systems 
Any two-phase system can be opcrai.ed as a one-phase system if one set of 
electrodes is connected to a fixed bias and the other set is pulsed positive and negative 
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with respect to this fi:!;ed level. While one· phase systems are attractive from an operating 
standpoint, numerous processing steps are required, and tight tolerances must be kept on 
ion implants and on CMOS processing and electrode location. Furthermore, the signal 
handling capacity of one-phase systems is low relative to other clocking systems. A one-
phase CCD design in not possible with the tools and proces~s available at NPS. 
d. Four-Phase Systems 
A four-phase system, as shown in Figure 19. removes some of the practical 
problems of the three-phase system while keepi ng the electrodes as simple as possible. A 
device with foure1ectrodes per cell can be operated as either a two-phase device with elec-
trodes grouped in pairs and means provided for obtaining the necessary potential well 
asymmetry (as discussed above) or a four-phase device. Operating as a four-phase device, 
Ihis system can use one of two different clocking schemes which are shown in Figure 20. 
The first clocking scheme, in Figure 20 (a). is similar to the three-phase clocking. In the 
se cond clocking scheme, in Figure 20 (b), each .~ucceeding clock pulse is shifted one 
quarter of a clock period to the right, which results in q,3 and q,4 being the inverses of ~l 
and ¢2 respectively. The charge storage capability of the second clocking scheme is 
appro:!;imately double that of the first, and the fall time requirement of the clocks is some-
what rela:!;ed. For these reasons. the four-phase system with the second clocking scheme 
as shown in Figure 20 (b) was chosen as the system of choice for this project. The proce-
dure for designing the four-phase on -chip clocking circuit used for this project is detailed 
in Appendi:!; A. 









Figure 20. Clocking Schemes for Four-Phase System. 
From Ref. [3j. 
5. Electrode Cell Size 
The electrode gate length is generally made as narrow as possible in order to mini-
mire the camer transit time. CCDs with electrode gate lengths as small as 4 ).lm [Ref. 10] 
to over 12).lm have been designed. With smaller gate lengths, the CCD will have higher 
speed capabilities. a lower capacitive load, and a smaller charge handling capacity. 
Larger gate lengths can transpon more charge but have a higher capacitive load and can-
not operate at higher frequencies. With the aim of this project to design and gain a better 
understanding of a working CCD, a conser/ati\'e gate length of 81l1ll with 2).lm overlaps 
was chosen. Therefore, the total cell length for the proposed BCCD is 26 ).lm. The die 
sire available was 2.24 mm with about 20% requlred for bonding pads, making 1.79 mm 
available for the CCD length: this allowed the design of a 64-stage CCD. 
In a four-phase CCD, which was chosen for this project, the charge packet is stored 
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under two adjacent electrodes as it is transferred along the channel. If the gate voltages 
arc driven by clocked square waves, the full storage capacity of the twO gates should be 
available . However, at higher frequencies, sinusoidal gate voltages are more common. In 
this situation. adjacent gates are 90 0 ou! of pha.>e and hence cannot offer the full storage 
capacity of twO adjacent gates. The minimum total storage capacity occurs when two 
adjacent gate voltages are equal and changing in opposite directions. At this point. the 
storage capacity of each cell is ,'21 2 or 70 percent of maximum [Ref. 111 
Work done by French and \1cNun determined that the charge storage requirement 
mUSt be at least l. SxlO6 charges per ceJ1 [Ref. 11]. Since it was determined that about 70 
percent of the two gate storage capacity is available under worst case conditions, the effec· 
tive width of two consecutive gates is (0.7 x 2 x 8 ~m) . 2 !lm = 9.2 !lm. The charge 
capacity of this type of CCD was calculated to be about 8x lO t 11 cm2 [Ref. Ill. There· 
fore, the cell width must be at least 20 !lm. The actual cell width was kept at this value to 
keep the capacitive load of the clock and its output drivers manageable. Th is cell width is 
also reasonable in terms of the space that must be avail able for input and output circuits at 
thc channel ends. 
8. ELECTRICAL Il'\1PUT TECHNIQUES 
As has been discussed earlier. information in CCDs is transmitted and processed in 
the form uf packets of signal charge. To be usefu1. the charge packets must be generated 
in such a manner as to have some functional relationship with the input signal. In digital 
systems, the input structures can be quite simple since any charge greater than a set quan· 
tity is generally considered a 'one' and less charge is considered a 'zero'. However, for an 
analog circuit, the input method must be more exact in order to retain all the information, 
yet not introduce noise or decrease the signal·to-noise rat io. Additionally, a linear rela· 
tionship between the input voltage and the size of the charge packet is desirable for 
simplicity. An expression that relalrs charge packet size to sulface potentiaL ¢Is, and the 
electrode voltage, V G' is 
where Vo is a constant given by (qNAES)/(C20X) and 
q is the magnitude of the charge 
N A is the acceptor atom doping level 
£s i.~ the prnnittivity of silicon 
QStG is the chargr packet size 
(7) 
rhis equation will help to refer the quantities which detenninr ¢s and QS1G; this equation 
will be referred to in the following subsections. 
1. Single Control Gate Input Techniques 
Various methods have been developed to obtain a linear input One input arrange-
ment which has been used contains an input diode, one input transfer or control gate, and 
one storage electrode from the CCD body, as shown in Figure 21. "Inc input diode con-
sists an n+ diffusion region in the p-type substrate which acts as a source of electrons for 
the channel. The input gate controls the charge flow from the input diodc to the potential 
well under the storage electrode 
Figure 21. Simple CCD Input Structure. From Ref. [61. 
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a, Dynamic Current injection 
Referring to Figure 21, the input diode, the input gate, and the potential 
well fanned under the fi rst CCO body electrode can be regarded as an MOS transistor. 
However, now the 'drain' region of the device is a p<ltential well rather than a diffusion 
In this ~echnique , the input gate is kept at a constant potential , and the input Signal is con -
m~cted to the input diode, as ~hown if figure 22. This results in the magnitude of the 
charge packet depending on the injection time and on the input diode· to-input gate volt-
age, similar to aMOS rransistor where the drain current is modulated by the gate-!O-
source voltage. Operating in satllr;llion, the input device conducts for lip of the clock 
period. T c> where p is the number of phases. The injected signal, QSIG' is then given by 
QSIG = It)SATTc/p (8) 
where In SAT is a non-linear function of the input diode -to-gate voltage. 
There are two significant disadvantages of this dynamic current injection 
inpullechnique. First. the amoun t of charge injected depends on the clock period, so any 
Figure 22. Charge Injection Input Circuit ' (a) connections; 
(b) operation. From Ref. [6] 
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variation in T C causes an error in QSIG' as can be seen from equation 8. Second. for much 
of the operating range of an MOS transistor, the drain current is approximately propor-
tional to the square of the gate-to-source voltage. which is clearly nonlinear. Therefore. in 
the CCD application, QSIG will be a non-linear function of the input diode-to-gate (signal) 
voltage. 
b. Diode Cut-Off 
Referring to Figure 23. a pulse is applied to the input gate 0 ] while the sig· 
nal is applied to the input diode. Looking at the input diode, the input gate, and the poten· 
tial we ll under the first CCD body electrode as a MOS transistor, as above, G ] can be 
pulsed sufficiently hard to cause the transistor to operate in the non·saturated mode. This 
will cause the surface potential under G1 and 02 to be set to the potential of the input 
diode as in Figure 23 (b). Switching input gatc G1 off while 02 remains on causes the 
chargc under the input gate to ftow back to the source, isolating the charge undcr G2 from 
the input diode diffusion. Therefore, this technique sets the potential under 02 to the volt-
age of the input signal. 
From equation 7, the magnitude of the charge packet is not linearly depen-
dent of the input voltage. But. a more significant disadvantage of th is input technique is 
that when the input gate G] is turned off, the charge under it divides between the input 
diodc and the first CCO electrode well, causing an error in thc quantity of charge injected 
The effects of charge partitioning can be lessened by making the input gate electrodes 
smaller than the transfer electrodes, which reduces the impact of the charge that is spilled 
'forward' 
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Figure 23. Diode Cut-Off Technique From Refl61. 
2. ~tultiplc Control Cate Input Techniques 
The above input techniques have only onc input Of control gate, Therefore, the 
input diode is adjacent 10 a clocked electrode, which allows clock pulse noise to feed 
through and on to the charge packel~. An easy way to e liminate this clock pulse noise is to 
add a second or more gate electrode to the input structure 
Q. Potential EquilihratWn Input Technique 
The potential equilibration input (also called the 'fill-and-spill') technique 
provides a linear input method. Here, the gate adjacent to the input diode, Gl, is held al a 
fixed potential, while the input signal is applied to the scwnd electrode, as shown in Fig-
ure 24, The surface polemialunder the input diode is brought 10 a very low potential by 
Figure 24. Potential Equilibration Input Technique: (a) input 
gate structure ; (b) and (c) potential profiles showing 
fill and spill operations; (d) potential profile showing 
transfer of input charge signal from input well to CeD 
register. From Ref. [6]. 
reducing the input diode applied voltage for a short time, which causes the storage well 
under G2 to fill with charge. The surface potential under the input diode is then returned to 
il~ high potential, causing the excess charge from the storage well to spill back into the 
diode region. The size of the charge packet in the well beneath G2 is given by equation 7, 
in which VG is represented by the signal voltage VG2; 4ls is represented by VG1 , and is 
held constant; and QSIG which varies linearly with the input vOlmge signal. The potential 
equilibration input technique adds ver)' little noise to the signal, provided an adequate 
period of time is allowed for charge equilibration to take place. Additionally, forward 
spilling of charge does not occur with this tel:hnique. The prOblem with this input mode, 
howcvcr, is the length of the equilibration time can limit the device sampling frequency, 
hence the speed of the CCD [Ref 11 ]. 
b. Pulsed Diffusion Input 
In the pulsed diffusion mode, shown in Figure 25, the input signal is 
applied directly to the input diffusion of the CCD. The input control gates 01 and 02 are 
biased in the charge accepting mode so as not to inhibit the ftow of carriers injected from 
the diffusion. The charge injened into the input well under gates 0 1 and 0 1 is propor-
tional to the voltage applied to the CCO input diffusion, repre <>e nted by arrow (I). When 
the potential under the first CCD body gate electrode, 91' is lowered (2), the charge ftows 
into the CCO (3) to form a charge paeke!. The amount of charge injected into the CCO 
register depends 00 the input voltage. the length of the input well, and the time gate 91 is 
in a low potential or non-blocking condition. It has been found that this technique is con-
tinually in a transient operating mode and never reaches equilibrium during the charge 
injection cycle. Therefore, the lack of potential equilibrium precludes a linear relationship 
between the amount of chargc injected into the CCD register and the input voltage. This 
injel: tion technique is most suitable for injecting digital signals into CCDs, but not analog 
signals as this projel:\ requires. Experiment..1tion has shown that charges can be injected 
into a CCO with this input configuration al speeds of up to 200 MHz [Ref. 1 J]. Another 
disadvantage of this technique is the large noise associated with it. 
c, Charge Partition Mode 
In the charge partition mode. a charge packet is fomled in the potential 
under gaICs G J, G1, anu G3 by biasing the input diffusion to inject charge and lowering the 
02 potential (I), as shown in Figure 26. This allows the carriers to fill the potential under 
the three control gates (2). The amount of charge present is proportional 10 the analog 
voltage signal on the input diffusion and the area of the potential holding well. After the 





Figure 25. Pubed Diffusion Input Technique. Modified from Ref. [11]. 
pool into two parts (3). The $1 potential clocks low (4), allowing the charge packet under 
G) to transfer into the CeD register (5). The difference between the potential on the ~ 
diffusion and on the G3 potential determines the size of the charge packet; therefore. the 
input signal can be applied to either of these contacts. 
The charge panition input can be operated al very high speed, up to 500 
MHz [Ref 11]. This high speed is possible because both the flow of charge from the for-
ward-biased N+ diffusiun and the partition of the charge packet by the 02 gate are fast 
field-aided processes . However, this technique is subject to large partition noise. 
C. CHA.RGE SENSL'lJG TECHNIQUES 
Once information, in the fOml of charge packets, ha.~ been injected into the CCO, it 
is transferred along the channel under the control of the clock voltages on the electrode 
gates. To be useful, these charge packets must be detected or read out at some point. If 
the detection is to occur at the end of a CCO delay line, then the detection technique can 
be destructive to the signal because it has to be removed at the end of the ceo register 
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Figure 26. Charge Pa .... tition Input Technique. From Ref [ 11J. 
anyway. llowever, in a multi-tap situation where the signal must be sensed multiple timcs 
as it propaga~s through LlJ.e CCD, the detection technique must be non-destructive 
Another consideration is whether a current or voltage output is required from the detection 
circuitry. Both of L~.<;c issues effect the choice of the detection method and havc lead to 
the development of various sensing circuits. This subsection examines several different 
methods for signal charge sensing and the Op!imWll choice for the BCCD design of this 
project. 
1. Direct Output 
The simplest output method obtainable frolll a CCD is the direct output technique. 
With this method, the signal charge is removed from the output diffusion directly and is 
measured by deteffilining the voltage drop across a fixed resistor. The problem, however, 
is thaI the output signal voltage is often very small to make this method practical 
2. Floating Gate Output 
The floating gate technique has been used in CCD signal processors 10 nondestruc-
tively detect the charge packet in a specific cell by sensing a change in the surface channel 
capacitively- In Ibis techniquc, a 'floating gate' is located above the channel and beneath a 
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CCD electrode, which is biased instead of clocked as shown in Figure 27 (a). When a 
charge packet transfers under the 'floating gate' it produces, by capacitive coupling, a 
change in the potential in the floating gate . This change in potential is then sensed by an 
on-chip MOS transistor. An e:>;ample of this output structure is shown in Figure 27 (b) 
rrom this technique the following equation applies for an SCCD: 
where Cp = COX2 + CG 
t.. V FG is the change in voltage 
Qs/G is the injected signal charge 
Cox is the capacitance between the floating-gate and the overlying CCO electrode 
CG is the input capacitance of the MOS sense transistor. 
This approximation is not valid for BCCDs because the channel is much further away 
from the surface, hence the capacitive coupung between the charge and the floating gate is 
much smaller. This type of detection method is desirable for SCCDs with good lineari ty 
A disadvantage of the floating-gate sense techniquc is that to obtain high sensitivities, Cp 
in equation 9 must be small. One way in which Cp can be reduced is by increasing the 
oxide thickness above thc floating gate which reduces COX2' However, this implies that 
the bias voltage must be set high, possibly above the usual supply voltage. Additionally, a 
thick oxide layer is not avai lable as a design parameter using the Magic layout editor and 
the MOSIS process 
3. Floating Diffusion Output 
Floating output diffusion sensing is the most widely used scheme for detecting the 
output charge at the end of a ceo. Referring to Figurc 28, this output strucmre consists of 
an output gate (OG); a MOS transistor structure consisting of a floating diffusion (FD) , a 
reset gate, and a voltage source diffusion; and an amplifier circuit which monitors 
changes in the floating diffusion voltage. In nonnal operation, the voltage on the reset 
gate is intially drivcn high (VR,hi) so that the channel potential is greater than VDD 
(~R.hi > VDD)· Therefore, the floati ng diffusion potential is reset to VDD. After the voltage 
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Figure 27. Floating-Gate Srnsing Technique: (a) general scheme; 
(b) basic model with sense transistor. From Ref. [61 
on the rc~t gate is returned low (VR.lo) with the channel potential fal ling to (jIRlo ' the 
float ing diffusion becomes disconnected from the voltage source VDD_ The floating diffu -
sion remains al Von immediately after the voltage on (hI;: rese t gate is rCllImed low, 
Next, a signal charge packet is dumped onlO the floating diffllSion from the CeD 
chanm::l, causing a change in the floating diffusion voltage VJ<D. An t:"prcssion relating 
this is 
where L\VFD is the change in voltage 
<lsJG is the injected signal charge 
CFD is the total capacitance at the floating-gate diffusion node. 
Output gate OG is hdd at constant voltage during both the reset operation and the charge 
dump to prevent dock coupling noise from the CCD register to the floating diffusion 
Figure 28. Floating Diffusion Output Structure. Modified from Ref. [5]. 
A potential downside of this output circuit is that CFn is made up of mostly nonlin-
ear capacitance. HOWever, in most cases, other stages introduce more nonlinearity than is 
introduced here. The magnitude of Cru can be reduced by precharging the floati ng diffu-
sion to a large voltage relative to t,vFD (V[)[)", 10v), which has the effect of linearizing 
AVru· 
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After each charge packet has been dctected, the reset gate is pulsed high to rcset 
the fl oating di ffu sion potential, prior to the arrival of the next charge packet 
4. Distributed Floating-Gate Amplifier 
The floating gate output method, described above, al!OW5 the same charge packet 
to be sensed multiple times as it transfers along the channel because this meth od is non-
destrJctive. If the amplified signals from many floating gates are combined with the cor-
rect time relation. the overal l sensitivity increases linearly with the number stages, N, 
while the signal-to-noise ratio can be improved by as much as \'N [Ref. 6]. This prinCiple 
is the basis of thc Distributed Floating-Gate Amplifier (DFGA). Looking at Figure 29, the 
outputs from each stage are combined in a second. larger CCD. Each ftoating gate in the 
primary CCD register acts as the input in a current injection method, feeding successive 
charge packets into the output CCD. This output method has demonstrated the highest 
charge deteet,tbili ty of all output methods. However, it is very sensitive to dc variations 





Figure 29. Distributed R oating Gate Amplifier Organization. From Ref. [6J. 
D. PERIPHERIAL CIRCUITS TO THE CCD 
So far, this chapter has eltamined design decision about the CCD register itsdf. 
But, other peripheral circuits are needed in order for the CCD analog delay line to work 
These circuits are the on·chip clock generator, the clock drivers, and the output amplifier 
1. Clock Circuit 
As was discussed earlier in this chapter, a four'phase clocking scheme was 
selected for the operation of the CCD analog delay line, The clock circuit not only propa-
gates the signal charge along the CCD channel, but also synchronizes the input of charge 
into the CCD register body and the detection of that charge at the end of the register. 
Because the clock is central to the operation of the CCD, it was designed and placed 
directly on the chip adjacent to the CCD. The design began with a desired state diagram of 
the clock's beha\'ior and culminated with a logical simulation of the extracted design lay-
out using ES[M. The details for the clock design are given in Appendix A. 
2. Clock Output Drh'cr 
Each stage of the analog delay line has four electrode gates a.~sociated with it. Each 
gate electrode in a stage has a counterpan in each of the other 63 stages to which it is elec-
trically connected. Therefore. all of the fir~ t gates are electrically connected together, all 
of the second gates are connected together etc... This allows for a smooth transfer of 
charge down the CCD channel and for 64 signals to be in the channel at anyone time. 
Each of the fo ur phases of the clock circuit is responsible for driving one of these groups 
of electrode gates, which is a relatively large capaciti\'e load. In order for the clock to 
adequate ly drive this large capacitive load, each of the clock signals must be passed 
through a chain uf inveners to boost the signal. For the CCD analog delay line described 
here, each clock needs four output drivers. In this way, a single digital clock can drive the 
capacitive load of an entire CCD, The details for the dock output driver design are given 
in Appendix B. 
3. Output Signal Amplifier Circuit 
By the time the charge signal reaches the end of the CCD register channel, it will 
be weakened and degraded due to incomplete charge transfer inefficiencies and carrier 
trapping state inefficiencies along the way. AldlOugh the use of a bulk channel reduces 
these effects, it does not entirely eliminate them. III order for the OUlpUl signal to be usc-
ful, it must be sufficiently i:UIlplified after it has been detected. Therefore , an on-chip 
amplifier for boosting the output signal was designed and laid OUl at the OUlpUl of the 
CCD. Fitting the requirements for low noise, high inpUl impedance, and high gain, a dif-
ferentia l amplifier was chosen as the type to design wirb. Details of the output signal 
amplifier circuit design are presented in Appendix C. 
E. CCD DESIGN DECISION SUl\'1MARV 
1. CCD Register Structure 
This subsection is to briefly summarize the design decisions regarding the CCD 
structure from the many options discussed. First is the issue of bulk-channel CCD versus 
surt'ace channel CCD. Besides having a higher transfer efficiency and higher transfer 
speeds, BeeDs are the only CCD type that MOSrS design rules allow, thereby making the 
decision for us. The next issue is the type of electrode gate material. The single metal 
gate, conductive channel, and polysilicon-aluminum gate designs are all relatively old 
technology designs with significant disadvantages to each. The double- and triple- poly-
silicon gate structures offcr significant advantages, with the trip1c-polysilicon structure 
having the minimnm failures due to shorts between gates and the smallest desirable gate 
size. However, the triple-polysilicon technology is not accommodated by tbe MOSTS pro-
cess; hence we must use the double-polysilicon gate structure. 
On the issue of channel confinement, the diffused channel stop method is the most 
suitable; it is relatively easy to design into the eco with Magic·s pdiffusionstop material. 
Magic does not allow one to design with thick field oxide, thereby ruling out the thick 
fiel d oxide method. Additionally, the dcctrostmic field shield method is too complex and 
high-risk, witb each part of the field shield required to be connected to a bias voltage. 
With regards to clock phases, one· and two- phase systems are not possible with 
the currently available tools because these tools do not allow stepped oxide structures, dif-
fuscd implants, or the gradient doping necessary to establish asymmetry within the CCO 
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cells. While three-phase systems are definitely possible with our available tools, a three-
phase clock is awkward to implement. A four-phase system which has the third and founh 
pha~es as the complements of the first and !;econd pha'\Cs respectively, ha~ a large charge 
storage capability and is not too difficult to implement; thus was the choice for the ckx;k-
ing decision. 
The electrode-gate size is 8.lUll in length with 2 .um overlap, which will allow a 
CCD with 64 stages to fit in the allowed die size length. The CCDs bulk channel width 
will be 20j.l.Il1. 
2. Multiple Designs on One Chip 
By its nature, the CCD delay line is much longer than it is wide. This leaves a 
great deal of unused area on the die. To utilize this area, four different CCD analog delay 
line designs have been design and laid onto the chip using Magic. Two of the designs will 
implement the single gate dynamic current injection technique, as it is a rdatively simple 
design. Of these two CCD designs, one will have the pdiffusionstop material for latcml 
charge confine ment and one will not. The othertwo CCD analog delay lines will imple-
ment the three-gate eharge partition mode injection technique. This technique offers the 
most advantages of the three multi-gate input techniques examined. As before, one of 
these designs will have the pdiffusionstop material for lateral charge confineme nt and the 
other will not 
All of the four analog CCD delay lines will use the floating diffusion output tech-
nique for signal charge detection. Additionally, each CCD will have its own clocking cir-
cuit with the four accompanying drivers. Each delay line will use its own output amplifier, 
based on the same differential amplifier design, at the output end of the CCD de lay line. 
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IV. CMOS LAYOUT 
Once the CCO delay lines and the periphery circuits weTe defined, the layout of 
these circuit~ was accomplished using Magic. Design rules for the 2 f.lrn CMOS N-well 
technology were used to verify correct layout of the circuits. A discussion of the layout 
procedures for CCDs is given, followed by Magic layouts of the CCD analog delay line 
smlctures aIld overall chip. The Magic layouts for the on-chip clock, clock output driver, 
and differential amplifier are presented in Appendices A, B aIld C, respectively. 
A. LAYOUT OF CCDs WITH .\-IAClC 
Csing the latest MOSlS Magic technology fi le, a bulk-ch annel CCO device in 
Orbit's process is implemented or laid out by the use of the following layers 
bccdiffusion (bd) for the implant layer 
nbccdi ffusion (nbd) for the active rennina1 1ayers 
nbccdiffcontact (nbdc) for the active tenninallayers 
The use of these layers to layout a BCCD is illustrated in Figure 30 The 'nbdc' layer is 
the com:sponding contact tile for the 'nbd' layer. All of the layers are necessary in order 
to make the BCCD device work. The 'bd' layer i'i used to show where the buried chrumel 
is located under both of the polysilicon layers while the 'nhd' and 'nbdc' are used for the 
tenninal connections at the active layer for signal input and output. A ORe error will 
appear around the 'bd' layer when laying out the CCD. MOSIS representatives have 
stated to ignore this LJRC error, as MOSIS chooses 10 enforce the overlap of the layers 
such as poly and poly2 to fonn "nonnal bulk-channel CCD device. 'Jbe two active layers 
and the single 'bd' well layer at the bottom of Figure 30 are shown for better jllustration. 
Figures 31 through 34 show the Magic layouts for the four different input struc-
tures of the four CCD delay lines on the chip. Figure 35 shows the Magic layout of the 
fl oating diffusion output structure that is common on all four of the CCD delay lines. Fig-
ure 36 shows the overall chip floor plan for the four CCD delay lines Figure 37 shows the 
Magic layout of the entire chip. 
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Figure 31. BCCD Delay Lin.: Charge Injection Input Sn'uct~lI-e (with P DifflLsion StOp). 
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~ig\lre 32. BeeD Delay Line Charge Injection Input Structure (without P Di ffusion Stop) 

Control Gate # I Control Gate #3 
Figure 33. BCCD Delay Line Cll~rge Partition Input Structure (with P Diffusion Stop) 

Control Gate #1 Control Gate #3 
Ground Reset Signal In Control Gate #2 
Figure ]4. BCCD De l~y Line Chw-ge Partition Input Strudure (without f' Diffusion Stop) 
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Figure 35. SeeD Delay Lim: Floating Diffus ion Output Structure (with P Diffu~i()n SlOp) 
6J 

Figure 36. Chip Floor Plan 
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V. CHIP TESTL'IrlG PLAN 
Oncc this chip with four different CCD analog delay lines is fabricated and 
re turncd from MOSIS, it will need to be evaluated. This chapter discusses a methodology 
on how the chip should be tested_ There arc two subsections which cover CCDs with the 
charge injection input structures and eeDs with the charge partition input structures. 
A. TESTL\'G OF eCDS WlTH CHARGE LNJECTlON STRUCTURES 
In determining how to set up the chip to test the CCD delay line with the charge 
injection input struclures, one must firSt know what parts of the CCO are connected to 
bond pads. Such a list follows with number in parenthesis for an arbitrary pad number: 
CCl? Inp!!! SnJlC!!lre 
- Ground (1) 
-Reset (3) 
-Signal In (4) 
- Control Gate (5) 
CCP OU'PU! Structure 
- OUlpUlGate (6) 
- VOP (2) 
~ 
- Clock In (7) 
-x (8) 
-VDD (2) 





- VDD (2) 
-Ground (1) 
- Signal Oul (9) 
- Vref (10) 
The pans listed above with the same arbitrary bond pad number arc connected to the same 
bond pad. As one can sec. each of the two charge injection CCO delay lines has 
connections to 10 different bond pads on the chip. Next, we'll look at how each of these 
bond pads could be connected for testing of the chip. 
1. Ground 
The CCD input structure, clock circuit, driver, and amplifier all have connections 
to the ground bond pad. 111is pad should be connected to the common ground of the test 
setup. 
2. VUU 
The CCD output struCTUre, amplifier, clock circuit. and driver all have connections 
to the VDD bond pad. This pad should be connected to a +5 volt power supply. 
3. RL'"Sct 
The reset connection on thc input structure is the only itcm connected to the reset 
bond pad. The purpose of this connection is to clear the input structure of any residual 
charge before testing the chip. To reset the input structure the resct line must momentarily 
be driven high to +5 volt~ and then returned low. This will allow residual charge to flow 
out to the ground connection. Therefore, it would be preferable to have the connection to 
the reset bond pad set up to a manual switch arrangement. so that the input can be reset 
when desired 
4. Signal In 
The 'signal in' connection on the input structure is the only item connected to the 
signal in bond pad. This connection is thc conduit for input test signals to the CCD delay 
line. At least initially, it would be advantageous to havc the 'signal in ' set up similar to 
the reset connection with a manual switch. The output signal should be examined when 
the input signal is zero and compare that to the output signal when the input signal is +5 
VOll~. The easiest way to do this is with a manual switch arrangement. After satisfactory 
results are ohtained with this simple input scheme, different types of input signals can be 
applied to the input of the chip to detennine the chips capabilities. 
5. Input Control Gate 
The 'control gale' connection on the input structure is the only item connected 10 
the input control gate bond pad. The input control gate is located between the input 
diffusion region and the frrst gate electrode of the ceo register. The input control gate is 
held at a constant voltage, which is less than that of the ceD gate electrodes, less than +5 
voll~, U;pUI charge from the source diffusion region flows over the potential banler 
fonned by the input control gate, and into the potential well of the first gate electrode. The 
higher the voltage applied to the control gate, the lower the potential banier for electrons 
to flow over from the source diffusion. Since there arc no known rules or formulas to go 
by, it would probably be best to begin testing with the voltage on the input control gate sct 
halfway, +2.5 volts, Adjust this voltage up and down to determine the effecl~ on the out-
put signal 
6. Output Control Gate 
The 'control gate' connec tion on the outputsrructure is the only item connected to 
the output control Rale bund pad. The output control gate is located between the output 
fioating diffusion and the last gate electrode of the CCO register. The output control gate 
is held at a constant voltage which is less than that of the CCO gate electrodes, less than 
+5 volts. Its function is to prevent clock coupling noise trom the ceo register to the float-
ing diffusion. Here again , it would probably be best to begin testing with the voltage on 
the input control gate set halfway, +2.5 volts. Adjust this voltage up and down to deter-
mine the effects on the output signal 
7. Clock In 
The 'clock in' connection on the clock circuit is the only irem connected to the 
clock in bond pad. This connection is the conduit for an external master clock signal to 
the four phase clocking circuit. The master clock signal should be a square wave with a 
conservative frequency of about 10 kHz. Once satisfactory results are achieved with this 
relatively low frequency, the master clock frequency can be increased and decreased to 
determine the operating capabilities of the delay line 
8. XInpnt 
The 'X' connection on the clock circuit is the only item connected to the X bond 
paa". This input to the dock circuit is always asserted high or +5 volts. This connection 
could be mad!: the same as VDO. 
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9. Signal Out 
The 'signal out' connection on the differential amplifier is the only item connected 
to the signal out bond pad. This connection is the conduit for the amplified CCD output 
signal to detection test equipment. In this case the best piece of detection equipment 
would be a respectable oscilloscope. The detection frequency should be the same as that 
of the master clock 
10. Vref 
The 'Vref' connection on the differential amplifier is the only item connected to 
the Vrefbond pad. This connection is used to adjust the bias forthe differential amplifier. 
The range for Vref was simulated to be between 1.5 volts to 2.2 volts . Lowering the Vref 
voltage shifL'i the high gain region of the amplifier to the left. Goi ng lower than 1.5 volts 
on Vref turns the amplifier off. Start out with Vref about 1.75 volts, as was simulated in 
Appendix C. 
11. P Diffusion Stop/ No P Diffusion Stop 
On each chip. there are two CCO delay lines which have charge injection input 
structures. One of these delay lines has a P diffusion stop for lateral charge confinement 
and one does not. The two delay lines share all the same bond pads except for the 'signal 
in' and 'signal out'. Once satisfactory CCO operation is achieved, these two different 
CCO delay lines should be compared in testing 
B. TESTlXG OF CCDS WITH CHARGE PARTITION STRUCTURES 
In determ ining how set up the chip to test the ceo delay line with the charge par-
tition input structures, one must first know what parts of the CCO are connected to bond 
pads. Such a list follows with number in parenthesis for an arbitrary pad number: 
ceO Input Structure 
- Ground (I) 
- Reset (3) 
- Signal In (4) 
- Control Gate #1 (5) 
- Control Gate #3 (5) 
eCD Outppt SIDlclpre 
- Output Gate (6) 
- VOO (2) 
Q~ 
- Ckx:k In (7) 
-X (R) 
- VOO (2) 
- Ground (1) 
Dri= 
-VDD (2) 
- Ground (1) 
Amlilificr 
-voo (2) 
- Ground (I) 
- Signal Out (9) 
- Vref (10) 
It turns out that the only difference between this listing and that of subsection A above is 
for bond pad #5 , the control gate. So with the exception of the control gate, everything 
fur the test setup of the charge panitioll control input ceos is the same as in subsection A 
above. For the sake of brevity, only the control gate connection will be discussed for the 
charge partition input CeD delay Hnes. 
1. Input Control Gate 
The 'control gate #1' and 'contml gate #3' connections of the input structure are 
the only items connected to the input C01Jlrol gate bond pad. The input control gates are 
located between the input diffusion region and the first gate electrode of the CCO register. 
The input control gates are held at a constant high voltage, +5 volts. With a +5 vUltage on 
these control gates, carriers can til! in the potential well region under the gates. This con-
nection for these two control gates could be made the same as VOD. 
2. P Diffusion Stop! No P Diffusion Stop 
On each chip there are two CCD delay lines which have charge panition input 
structures. One of these delay lines has a P diffusion stop for lateral charge confinement 
and one does not. The two delay lines share all the slime bund pads except for the 'signal 
in' and 'signal out'. Once satisfactory CCO operation is achieved, these two different 
CCO delay lines should bt: compared in testing 
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VI. CONCLUSIONS AND RECOMMENDATIOKS 
A. CONCLllSIONS 
A chip with four variants of a bulk-channel charge-coupled device (BeeD) analog 
dday line has been designed using the des ign tools mITeD!ly available at !'-IllS. The design 
for the digital portions of the chip such as the on-chip clock, clock outpUl driver, and out-
put amplifier were simulated to verify the functional operation and to confinn proper lay-
out. NPS simulation tools simulate transistor-bascd circuits and do not allow for the 
simulation of CCD structures. Given this restriction, conservative CCO parameters were 
used in the design to ensure CCD delay will operate correctly. 
8. RECOMMENDATIOSS 
1) Test the chip, when il returns from fabrication, to detennine which of the four 
CCD delay line variants provides the best operating characteristics. 
2) Design an optically stimulated CCO delay, which would lead the way to design-
ing an optical array 
3) Investigate to detennine whether the new CAD tool Cadence provides any new 
capabilities with regards to designing CCOs. 
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APPEl\DlX A: O"l-CHlP CLOCK CiRCllIT DESICl\ 
A. CLOCK CIRCUIT STATE DIAGRAM 
figure 38 show the 
continuous loop of four states 
nal, which comes from off-chip 
nex t state when pulsed by tht masttr clock sig-
State I State 2 
0( 8 y >-----I PIP~~O 11 
1 1 
Figure 38. Slate Diagram for CCD Clock Circuit. 
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B. CLOCK CIRCUIT STATE TABLE 
Bdow is the state table describing the state diagram in Figure 38. From the state table, 
equations for 001 and 002 are determined. Since 03 is the complement of 01 and 04 is the 
complement of 02, only two equations, vice four, are needed. 
Present State [nput 
l'l 1':1 l( 




001 (PI, P2,X) = I (1, 4, 5, 6) 












Below are shown the kamough maps for the equations describing 001 and 002. 
~ 01 00 01 1] 0] ~ 01 00 01 11 0] 
0 0 J 0 0 0 0 0 0 ] 
1 1 1 0 1 1 0 1 1 1 
001 =02 X+01X 002=01 X+02X 
D. DERIVED CLOCK CIRCUIT 
The schemat!c in Figure 19 is the clock circuit derived from the above eq:Jations. lbis cir-
cuit was drawn and logically sim ulated using the B2 ulgie program. Figure 40 shows the tim ing 
trace diagram fo r the clocking circu it 









Figure 41. On·Chip Clock Circuit. 

F. fL"lITE STATE .MACHINE SL\1ULATlON 
Below is the ESTM simulatior: of the extracted Magic clock ceil layout. The output ma~chcs 
the des ixed state diagram ir. Figure 30 
ESIM (v3 5 03/ 27 /91) 
62 t r ansistors, 37 :lodes (0 pull ed up) 
sim> ""' C'-..K Pi ? 2 Pl Not ?2No t 
sim> V X 11:111111 111111111 11 11 11111111111111 11 1 
sim> V Dl lXXXXXXXXXXXXXXXXXXXXXXXXXX 
sim> V D2 lXXXXXXXXXXXXXXXXXXXXXXXXXX 
s im> e LK 101 01 01010 1 01 0 101 010 1 0 10 lCl lO l 0 1 010 10 1 01 0 10 
sirn> I 
.lnit i ali.z a t .w n took 4 6 s t e p s 
Slrn> 1 
init i a l izatlC!"i tock 0 ste9s 
sim> G 
>11 0 000 1 1110000 111100001111 000 01 1.1 10 00011 ::' 1 
>1111 0000 11 1 1 0000 1 111 0000 11110 000 11110000 
>00 iLl 0000 1111 0000111 1 0G J O 11 11 00 00 11110 0 P] 




APPENDIX B: CLOCK SIGNAL DRIVER DESIGN 
A. STAGE RATIO 
As described in Chapter lll. tht: clock drivcr circuit has to drivt: the input structure, 
all the gate electrodes and the output structure of the ceD analog delay line. In order to 
drivt: this large capw::itivc load, the output clock signals arc pa.<;sed through a chain of 
inverters where (:ach succt:5sive inverter is made larger than the previous one. The last 
inverter through which the signal passes is sufficiently large enough to drive the capacitive 
load in tht: time required. The ralio by which each stage is increased in size is called the 
stage: ratio, denoted by a 
The stage ratio circuit in Figure 42 consist of four cascaded inverters with a stag~ 
ratio G, which are driving a capacitance load CL. The first inverter is a minimum-sized 
inverter driving the second inverter, which is a times (he size of the minimum size 
invc~r. Likewise, the second inverter drives the third inverteL which is t? times the size 
of the minimum inverter. If n is the number of inverter stages and Cx is the capaci tance of 
a minimum sire inverter, then a sufficient number of inverter stages arc placed in the stage 
ratio circuit so that a" Cx '" CL 
Figure 42. Stage Ratio Circui t 
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The optimum stage ratio is detenni.ned from equation (11) 
where k is the ratio of the inrrinsio:; output load capacitance to the input gate capacitaace of 
a minimum sized inverter, a.s shown in equation (12). 
(12) 
B. CAPACITANCE ESTlMATION 
The first piece of infonnation needed is an estimation of the capacitance associated 
with a minimum s ized inverter, C~. Figure 43 shows the dimensio ns associated with a 
minimum inverter for the Orbit CMOS process. The units of length are micrometers, 11m 
The capacitaI1CeS used in the calculations come from the Orbit nwell specifications and 
from Table 4.6 of reference 19, when: Orbit .specifications were not avai lable. 
PFETTRANSISTOR 
Figure 43. Dimension of Transistors in a Minimum Size Inverter. 
80 
The capacitance of the gate is simply the parallel plate capacitance while the 
capac itance of the drain is the parallel plate plus tht: pt:riphery capacitances. Therefore tht: 
estimated capacitances of the NFET portion of the inverter are as follows' 
ega!,,= (2*3) (900E- IS) = 5.40E-15 f 
CdriUn = [2 * ((4 '" 4) + (l * 3» * 150E-181 + [2 * (4 + 4+1 +3+1 + 4) * 200E-1 8] 
= 1.29E- 14 F 
The estimated capacitances of the PFET portion of the inverter are : 
Cgate = (2 * 6) (900E-14) = 1.0SE-14 F 
Cdr:-:in= [2 * ((4 * 6) + (1 * 6» * 250E-18] + [2 * (6 +4 + I +6 +1 + 4) '" 200E-18J 
= 2.3SE-14 F 
Using equation (12), k ~ ~:::: = ==~"C:~""--" ~ 2.2M4. Now, 8..uptcan be dett:r-
~ 
mined by using equation (II), "oP' ~ , " •• 
~ 
= 4498, which means each succes-
sive stagt: is 4.498 times larger than the previous. from the above capacitam;t: 
estimations, the total capacitam;t: of tht: minimum inverter, Cx' can bt: estimated : 
ex = Cr-'FETGale + CNFETDrain + CPFETGa:e + CPFETDrain 
::= 5AOE-15 + 1.29£·14 + L08E· 14 + 2.38E-14 
= S.29E-14 F 
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C. NUMBER OF STAGES 
With the infonnation obtained in the last subsection, we can now detenninc the 
number of inverter stages m:cessary to drive the capacitive load of the CCD delay linc 
Table 1 summarizes the transistor sizes and capacitance loads for each stage. 
,c, 2.38E-13 14 27 
a2Cx l.07E-12 61 122 
a3Cx 4.81E-12 273 546 
a4Cx 2.l7E-1i 1228 2456 
Table 1: Stage Ratio Capacitance & Transistor Size Summary 
As can he observed from the tahle, the NFET and PFET sizes for a five stage 
inverter chain are prohibitively large for this chip design; they would consume a great por-
tion of the available die area. The transistor sizes for the fOUf stage inverter chain are 
more reasonable with our given size resnictions 
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To check whether the four stage inverter chain could drive the capacitive load of 
the CCD register, the capacitive load, CL, was estimated from the CCD analog delay line 
design. CL was estimated as followS" 
_ C of metal 2 run ::: [(4 ~m * 17 18 ~m) - ((4!J,m *4 !J,m) * 64)) * lOE-18 F/!J,mJ 
5.848E- \4 f 
- C of metal 2 to metal 1 = (4 !J,m * 4!J.mj * 64 ~ 25E-18 F/!J.m2 
- C of metal I to substrate = 64 * 18 !J,m2 * 15E-1 8 F/~'1l). 
- C metal I to diffusion = 64 * 9 !J.m2 * 30E-18 F/!J.m2 
- C poly to substratc::: 64 * 69!lID2 * 25E-18 f/)lm2 




1.728£· 14 F 
1.I04E- 13 F 
~ 
4.837£-]2 F 
The estimated value of 4.837E-12 F for CL compares well with the 4.814E- 12 F for the 
estimated a3C~ that a four stage i!lverter chain is capable of driving. 
D. MAGIC LA YO{;T OF THE CLOCK SIGNAL DRIVER 
From Table I , one can see that both the NFET and PFET widths of the final stage 
of the inverter chain become very large. The transistor gate width for the NFET is 273!J,m 
and 546)lm for thc PFET to drive thc load capacitance. All transistors with gate widths in 
excess of75 microns are constructed as multi -fingered transistors using parallel gates with 
widths less than 75 microns, as shown in the Clock Output Driver layout in Figure 44. 
The minimum size width for the powcr and ground conductors is chosen such that the cur-
rent density of the particular conductor will not exceed the current limit. Exceeding the 
current limit can cause electromigration, which is the migration of metal ions in the con-
ductor away from the high current density. Electromigration can eventually cause an 
opening in the conductor, rendering the circuit useless. Spice simulation results fro m the 
original design files are used for detennining the minimum widths. A current limit of 0.6 
milliamperes per micron of width is used for metal one and 1.15 milliamperes per micron 
width is used for metal two. 
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Figure 44. Clock Signal Driver Circui t 

E" EXTRACTED FILE FROM CLOCK SIGNAL DRIVER LAYOUT 
10700000<il878960G 
00 C 0 '12 19 ll~O 0 0 0 0 C 0 "OU' PUc " 7':lB9 857 I n - o il 
"OIJ'1')· 2:19253 5 2 -3 0 
"OIJ"t 2 " SI: 81 26 - )9 70 "8 us.,voc e 5, 34 0 00000 
;~ )B 30 n co 0 a 62 42 COO C 0 C 
6 - I~ it p c 00 0 68 00000 COO 0 0 
108P O J - 21 18 ppc 1 530 6-\6 00002941 (;22 0 0 000 0 
784 7 11 11 p~ 0 0 0 0 132 C 0 40 28 0 0 GOO 0 
llJ) 19 45 11 ~c 0 0 8 0 
~~r "GIlD' · 
c ap "1~ 4 " 
cap ·ou~pu ,- · " V1d ! · 57 
i~'- " "e t 1 58 
fc ,-",,,, 150 
EH l' ! u H2 
- 6E I E] - 67 142 
1-;5 
r e' p ~ '-" " ,<. -69 
"ctpf"l 7. 
fet ph'- 66 -30 67 
:' er_ pfQ,-Sfl - 30 59 
,~'- p fe'- 50 -30 :1 
~"l pfe '- 24 <~ )5 
- 12 - ll 
f~t_ nfH SQ 5 1 19 122 ~ 2 b -GND ' " 
241825 19 
~el nh'- - ;i 13 -1 1 19610 'SND ' " " Jill" 4 0 
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F. CLOCK SIGNAL DRJVER SPICE FILE READY FOR SIMULA TIO:'ll 
.MOOEL :mf lWOS LEVEL=2 PHI =O.6 00000 '10X=1 . 210 0 E - 08 XJ=O . 2.000 0 0U '1PG=l 
+ V'10 =O.8613 DEL'1A=4.9450E+O O :"0=3.52 23.>07 K?=4.6728E - 05 
~ UO=56 9 . 7 UE XP= 1.7090E - Ol UCRI'1=S . 935 0 E+04 RSH-l . 9090E+ Ol 
+ G,',MMk" O. '655 NGUB=4. :; 910E+15 :-lFS = 1 . 980£+11 VMAX=5. 7510E.04 
• LNIDDA=J . 9720 £-02 CGXl . 4 . 3132E-10 CGSO=4 . 3332£-10 
~ CG30=3. 597"!E> 10 C,1 = 1 .00 9f£ - D1 XJ=O . 8119 CJS""" ",4.6983£ - 10 
• We f f = - D"'ltil_'" 
* Tr.e suqgested Uelta_'" i t;; -9. 0180E - 08 
. MODEL :>pf PMOS L E,"J"EL =2 PHI =O. 60D Daa '10X =4.2100E-08 XJ=O.2000GOU 1''''G= - l 
.. V'1O =- O. 9 5 06 DEL1'A=t, . 5950E.0 0 LD= 3. 7200£-07 KP=l. 615 4£ - 05 
+ DO =200 . £ U!':XP =2.669 0E-G1 UCRI'1=7.92GOE .. 04 RSH=4 . 9920E.O l 
+ GAM:1A =O. G5(;1 KSUB =B . 7250E _15 N?G=3 . 27E.11 \!MAX =9.999CE.05 
.. LAMBDA _ 4 . 595CE - 0 2. CGDO=4. 576 9E-I 0 CGSO =4. 5769£-10 
+ CGBO =]. 8123E - 10 CJ d . 1 469E -04 ~!J = O . 5687 CJS"·=3.l456E - 1C 
.. I1JS\o,'=0 . 275802 PB .. 0.800000 
- Del,=,,_ W 
• The suggested Delt!i. _ " i s 
Vdd 1 0 5 . 0 
vin 10 1 0 
W l l OO lC:; 0.0 
V/o\2 102 lC5 0 . 0 
W3 1 0 ' 107 0.0 
•• SPICE eile created for circuit drtest 
•• Technology, "cmos 
•• t"OOO:, 2 
MO 100 1 01 0 nnf L~ 2..0U '''; .. :;.OU 
o ",.,.f L =2 .au "'· =14.aU 
o :>n t :' .. 2 . OU ;;~ 6 1 . au 
o nn f L=2 . 0U W", 71 . aU 
M4 0 107 10 0 nnf L~2 _ 0U W~71 _ 0 1J 
115 106 107 0 nnf L:2. 0U "k71.0U 
o n:>f L= 2 .OU ''' =ll . CU 
1 npf L=-2 .0 U W=6 . 0U 
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M8 102 103 1 1 :1pf L"'2.0U ',.;=27 .OU 
M9 lO~ lOS 1 1 npf L,,2.0U '''',,31.0U 
MI01 10 5 lO~ 1 np f L=2.0U Wdl , QU 
M11 lO~ 10511 npf L:2.0U w:J l.0U 
1-112 1 105 10,. 1 npf L=2.0U w=31.0U 
M13 106 107 1 1 npf L~2.0U W,,71.0U 
Ml~ 1 107 106 1 npf L,,2 . OU W=71. 0U 
MlS 106 107 1 1 npf L,,2 . 0U ''''=71 .0 U 
Hl 6 1 107 106 1 npf L=2.0U "":11 .0U 
M17 106 107 1 1 npf L,,2.0U ;.;=71.0U 
MIS 1 107 106 1 npf L=2 . 0U w=71.0U 
M19 106 107 1 1 npf L =2 .0U ·"=71 . 0U 
H20 1 107 106 1 npf L=2.0U \o,',,71.0U 
RLOAD 10' 0 100000 
• • KODE: 1 " Vdd' 
C2 106 0 886 • 
• • NODE: 106 = output 
C3 104 0 25 3F 
•• t-:ODE : 104 " OUT) 
C4 102 OSlF 
C5100 0 29 • 
•• NODE : 
•• NODE : 101 '" INt 
•• NODE: 0 " GND! 
•• NODE: 103 = IN2 
•• NODE: 105 
• • NODE: 107 = IN4 
.options d"on=l post 
. DC Yin () 5 0.5 
. medS avg""power 1I.vq power 
,me,,-s max""power max power 
' ,PRINT OC I(VMl) I(VM2 ) I(VM3) I (RLOAD ) 
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G. HSPICE SIMULATION RESULTS 
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APPENDIX C: OUTPUT SENSE AMPLIFIER 
As was discussed in Chapler lll , the output signal from the CCD must be suffi-
ciently amplified after it ha~ been dc~ected to be useful. Therefore, an un-chip amplifier 
with low noise and high gain was desired. A diffe~ntial amplifier was chosen as the lype 
of amplifier to design with 
A. DI}' FERENTlAL Ai\IPLIFIEH. 
.A.n active-l oaded CMOS differential amplifier is shown if Figure 46. It consis lS of 
an i\FET differenti al pair M3 and M4 loaded by the currem mirror fanned by PFET tran 
sisturs M I and M2. The current mirror consisting of Nr-ET transistors M5 and M6 pro 
vide a constant current source lC the sources of M3 and M4. An input signal Vin from the 
CCD registe r is applied to the ba8t of M3, while a de bias voltage Vre[ is applied w the 
base of M4_ The de bias voltage can be adjusted from an off-Chip source 
B. MAGIC LAYOUT OFTHE DIFFERENTIA L AMPLIFIER 
Tne Magic layout of ,he active-loaded differential amplifier is shown in Figure 47 
The widths of the differential pair transistors were determined to be 50 11m. To minimize 
the die area required for the differential amplifiers . multi-finger transisto rs with gate 
widths of 13 11m were used in the design 
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Figure 46. Active-Loaded CMOS Differential Amplifier. 
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Figure 47. Magi..: Layoul of lhl': A":live·Loaded Differt':ntial Ampiitici 

C. EXTRACTED FtLE FROM DIFFERENTIAL AMPlLFJER LAYOUT 
1:iI"est"",p 795202290 
t ~ L~_ 'c",c~ 
sc" le 100(', ,00 0 lG O 
11 79 32 - 55 -l O pc so 44 ~ B 40 3l 3 2 a 176 96 0 0 0 0 8 a 
11 79J3 - 4B- H pdc302243 12 0B4 0084 64000000 
967114 - 35 - 13ndlfE342 I H.l 4 2000003561SQCOO O OO 
.2&5 1 S - 12 - IS P 0 0 ~ 0 20S 20B 0 0 96 1 0 0 0 0 0 0 0 
node 'Vin' 126316 - 42 15 0000 20B 20S 0 0 HI 100 0 00000 
node "Vou t ' 225682 - Il 2B 20B llO 129 90 0 a 0 0 240 136 0 0 0 0 0 0 
node "L?l _ 49.' 2.,8387 - 24 we 20B 110 12g 90606000190 124000000 
node -Vdd " 17,6 39 -48 - 37 ~i"~ 49 48 57 54 0 a 0 0 212 122 313 160 0 0 0 0 
cap "Vdd " 
cap "S_71_4H ' "8_71_271' 4 
!~ 1: n!H <g - 43 - 1 8 -' 2 36 24 'CNO" ' S _9,8,., 
- H 12 ,6 '~N = ! ' "8 9? 8911" 
let p,et - 48 
<0 < 5 - , -I ~ 26 )0 'ctQ,· 
- 35 - 15 - 34 -14 26)0 "Gtm o ' 
- 10 _7 - 9 - 6 26 30 'GN~" 
- 3'l _7 - 34 - 6 ,6 30 'GNJ'" 'Vin' 4 0 
-10 1 - 9 2 26 )0 "GNU'" "Vc~(- 4 0 'Vout· 
-)5 1 ·)4 2 26)0 ' GNJ'- '"';"" 4 0 'S_ILH." i3 0 "S _'L:n .' I) 0 
fet ntee - 10 9 - 9 102630 "GNJ" "Va(' ~ 0 '9_11_27.' 13 0 'VOyt' Il 0 
fer niH - JS 9 -34 10 26 30 'GND " "S _7Ln.- II 0 "8_7 1 _49~' Il 0 
fet pIet -1 1 36 6 10 'Vdd" '9 L 49~" 4 0 ' Vout" l 0 "Vdd" 3 0 
fQt .,fee - 24 3S - 2) 36 6 10 - Vdd'" 'S 71 ~9.' 
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D. DJ}'FERENTL\L AMPLIFIER SPICE FILE READY FOR SN()LATJON 
SPICE til", cr- ... ated f:)r: Ci:-Cclit amp 
* * Techno l ogy: sCrr,o s 
.~O:JEL nn~ Nl10S LEVEL ", 2 l'HhO.500:l00 TOX-4.210 0 E - Oe XJ= C .20000 GU 
~ VTO" O. 8E7 3 D£L";"A= 4 . 9~50E+OO LD =:l. 5223£-(07 K?:~. 5728E - 0 5 
~ GA/o!l·:';. =Q.4555 N5UB;04,J910F.~l5 NF5 = 1.980E ... ll V}'~\X ~ 5.7~10E. 0 4 
• LANEDl\=3.972CE -U2 CGDO=4 .3332E- IQ CGSO ,,4.3332£- 1 0 
... CG80:3 . S977E-: 0 CJ =1 . ('096E -04 !1.J =O.e l 19 CJS· ... "'4.598Jb: - 10 
• ~:JSW=O . . 'l2J l'J 7 F3=0.800000 
• W'lff = W;\ r-a,,"'n - De l ta_ " 
* "':.,'" sugg",sted Delt,,_ · ... l3 - 9 .0 1 80£- 08 
.MODEL npE ?WJ$ LI::VEL =2 PHI = O. f>O OOOO TCX;C2100£ - Oe XJ= 0.20 000 0 U T?G,, -l 
~ V';'O", - O. 9~06 CELTA _4. 5950E~O O L["; = 3 . 7200£ - 0 7 KP =1. 5 45 4£-0~ 
• 1;0=200 . 6 U£XF-2. 6590£- 01 UCRJT=7 . 9260£ , 04 ,,5H=0.0000 
~ GAl-2-'.A",O.OOOO NS '. IS=.8.7250EdS N?S",3 . 27E·;.l1 W,AX=9.99 9 Q<;-05 
• LN-lIlDA=4. ~9'':; OE- 02 c::mO",4 . 5759£- 1 0 CGSC =4. 5769£ 1 0 
~ C(;80=3.81230:-10 CJ=3.1469E - 04 MJ= 0 .5687 CJSI'/:d . 1456E - IO 
~ ~,TSW= 0.275e02 P3:=O . eOOooo 
" ·";dr-awn - D.,lta_ '" 
* The su"ge"t8d Delta_ W is -2 _24001:- C7 
1 '" Vdd 
, 
MO 1 100 lCO 1 npf L= 2.0U ,",,,,3.0U 
Ml 1 100 l01 1 :lpf L= 2 . 0U ' ... ",3 . OU 
:-I). lOO 102 103 0 nnt L= 2 . 0 U W=13.0U 
MJ 1 0 1 104 1 03 0 r.nf L=2. 0 U W= 13. 0 U 
M4 103 102 1 00 0 nnf L=2.0U ""':13 . 0U 
M5 103 104 101 0 n :l f L=2.0U ",'",I' . 0U 
M& 100 102 1 03 0 n nt L=2 .0 U ' .... =13.()U 
:-17 101 Hl~ 1 03 0 n nf L"-2.0U W=13.0U 
:-18103 202 100 0 nnE L : 2.0U W=13.0U 
:.19 103 104 101 0 n n: L =2.0U ;;=13.0U 
MID 1 0 105 1 n", t L=2.0U ·";:1.0U 
Mll 105 105 0 0 :lnf r ,=2.0U W=6.0U 
~12 1 03 lOS 0 0 r.nE L= 6 .0U W:&.OU 
** NO[";E: 0 '" GNC ! 
CO 10~ 0 33F 
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C1 103 0 1 H F 
,. , NeD", 103 = 
C4. 1 0 1 0 8L F 
"" 
.cpt lon '" 
.mei'lS avg-pow,,:- avg p o .... 'er 
.",,,as max-pow,, :- maX power 
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